

3 Chap 1. Computer Abstractions and Technology.

1. Eight Great Ideas.

1. Design for Moore's Law.
 2. abstraction
 3. common case.
 4. parallelism
 5. pipelining
 6. prediction
 7. Hierarchy
 8. redundancy.
-

6. Limits of Processors.

- Memory Wall. Multiprocessors.
- Power Wall.

$$P = \frac{1}{2} C \cdot v^2 \cdot f.$$

7. Fallacies and Pitfalls.

($T = T_1 + T_2$).

(1) Amdahl's Law: $T' = \frac{T_1}{\lambda} + T_2$

(2) MIPS. same ISA. same program.

5. Performance.

- Execution Time.

$$\text{Performance} = \frac{1}{\text{Execution Time}}.$$

- CPU Time. CPU clock cycles. Clock Rate. Clock Time.

$$\text{Clock Rate} = \frac{1}{\text{Clock Time}}.$$

$$\begin{aligned} \text{CPU Time} &= \text{CPU Clock Cycles} \cdot \text{Clock Time} \\ &= \frac{\text{CPU clock cycles}}{\text{Clock Rate}}. \end{aligned}$$

- Instruction Count (IC).

CPI (Clock cycles per instruction) (avg).

$$\text{CPU clock cycles} = \text{IC} \cdot \text{CPI}.$$

- $\text{MIPS} = \frac{\text{Instruction Count} \times 10^{-6}}{\text{Execution time}} = \frac{\text{Clock Rate}}{\text{CPI} \times 10^6}.$

4. Making Decision.

Conditional

inst rs1, rs2, L1

inst rs1, rs2, imm

↓
↘ jump to PC+imm.
地址.
经过的指令数为 $\frac{imm}{4}$.

beq. rs1=rs2? jmp.

bne. !=? jmp.

blt (u) <? jmp.

bge (u). >=? jmp.

Unconditional.

jal reg, L1

jal reg, imm.

jalr reg, $\frac{imm}{offset} (base_reg)$.

addr.) caller

callee.

jal: jump and link, $reg(x1) = PC + 4$.

x0. goto.

jalr: jump and link register;

4. Instruction Representations.

§ Chap 2. Language of the Machine.

1. Basics

ISA. RISC. CISC.

stored-program.

* Simplicity favors regularity.

Smaller is faster

Good design demands good compromises

Make common case fast

2. Registers.

RISC-V: $\leftarrow$ 64 bits. * 32, x0 - x31.
 $\nwarrow$ doubleword.
 detail $\rightarrow$.

Spilling register.

3. Instructions.

1) Arithmetic.

add reg1, reg2, reg3. ; reg1 = reg2 + reg3.

addi reg1, reg2, const, (subi).

sub reg1, reg2, reg3.

(2) logical.

sll ui)

srl ui)

sra ui). $\leftarrow$ 负数右移补1.

and ui)

or ui)

xor ui).


not : xori reg1, reg2, (11111111)₂.

(3). Data Transfer.

通常按 doubleword 对齐. 也可以不1字节对齐

little-endian.

load. reg, offset(mem-base-addr).
 $\nwarrow$ (byte).

reg = mem-base-addr.
 [offset / width].
 

store. reg, offset(mem-base-addr).

; mem-base-addr [offset / width]
 = reg;

sd. sw. sh. sb.

从低位读.

4. Making Decision.

Conditional

inst rs1, rs2, L1

inst rs1, rs2, imm

→ jump to PC+imm.

经过的指令数为 $\frac{imm}{4}$.

beg. rs1=rs2 ? jmp.

bne. != ? jmp.

blt (u) < ? jmp.

bge (u). >= ? jmp.

Unconditional

jal reg, L1

jal reg, imm

jalr reg, imm (base-reg).

offset. callee.

jal: jump and link. reg(x1) = PC+4.

x0. (goto).

jalr: jump and link register;

4. Instruction Representations.

machine language, machine code

inst. 32bit (a word). field.

opcode. funct3. funct7, rd, rs1, rs2, imm.

Name	Field.					
	7	5	5	3	5	7
R-type	funct7	rs2	rs1	funct3	rd	opcode
I-type	immediate		rs1	funct3	rd	opcode
S-type	imm[11:3]		rs2	rs1	funct3	imm[4:0] opcode
SB-type	im[12,10:5]		rs2	rs1	funct3	imm[4:1,11] opcode
UJ-type	imm[20,10:1,11,19:12]				rd	opcode
U-type	imm[31:12]				rd	opcode

R-type: arith & logic (inst rd, rs1, rs2)

I-type: immediarith & logic. (inst rd, rs1, imm: ld, jalr. (inst, rd, imm(rs1))

S-type: store. (inst. rs2, imm(rs1))

SB-type: conditional (inst. rs1, rs2, imm[12:17]) (imm[0] = 0)

UJ-type: jal (inst rd, imm[20:17])

U-type: lui (inst rd, imm[31:12])

5. Addressing.

Addressing mode

- immediate addressing
- register addressing
- base or displacement addressing
- PC-relative addressing

Decoding Machine Language.

Table 4.7.

6. Procedures.

1) procedure (subroutine)

1. ~~args~~ args → regs

2. jal

3. ld...

4.

5. result → regs.

6. jalr.

← spilling reg.

parameter regs:

return
value
reg

← x10 ~ x17


return value reg:
x1 (ra).

PC. (mod 4).

procedure call inst:

jal, jalr.

2) Stack



sp(x2).

push:

```
addi sp, sp, -4
sd x5, 16(sp)
sd x6, 20(sp)
sd x7, 24(sp)
```

```
pop:
ld x7, 24(sp)
ld x6, 20(sp)
ld x5, 16(sp)
addi sp, sp, 12
```

Temporary registers

Saved registers.

caller 负责恢复

callee 负责恢复.

Preserved	Not Preserved
Saved reg: x8-x9 x18-x27	Temp reg: x5-x7 x28-x31
x2(sp) x8(fp) x1(ra)	Arg reg: x10-x17.
Stack above sp.	Stack below sp.

13) Nested Procedures

leaf procedure.



main → A → B. x1 push.
(x1) (x1)

tail recursion → iteration

14) Space Allocation

procedure frame / activation record.

x8(fp). frame pointer 栈底 (栈底),



3 chap 3. Arithmetic for Computer

overflow:


Unsigned: carry/borrow.

Signed:


Op	A	B	Res indicating overflow.
A+B	>0	>0	<0
A+B	<0	<0	>0
A-B	>0	<0	<0
A-B	<0	>0	>0

ALU 控制. 批异常. EPL. OS 例程.

Constructing a Basic ALU



ripple carry adder
(iterative circuit)




减法: 添加 Binvert. 将 carryIn 置 1. 合为 Bnegate

或非: 添加 Ainvert. 使用与运算. (同时可以与非)

slt: Less = mux[4]

即 *a < b* 的符号位.


从最高位 ALU 加法器进位输出引出 Set,
连到最低位 ALU 的输入脚.




溢出: overflow detection.



ALU.less

beq: 对 *a-b* 结果进行或非.






ALU Control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set less than
1100	NOR



Fast Addition: Carry Lookahead

Carry Lookahead, Adder. $O(N) \rightarrow O(\log N)$



$$c_{i+1} = (a_i \cdot b_i) + (a_i + b_i) c_i$$

$$c_{i+1} = g_i + p_i c_i$$

e.g. $c_5 = g_4 + p_4 g_3 + p_4 p_3 g_2 + p_4 p_3 p_2 g_1 + p_4 p_3 p_2 p_1 g_0 + p_4 p_3 p_2 p_1 p_0 c_0$

High-level abstraction:

$$P_0 = p_9 \cdot p_8 \cdot p_7 \cdot p_6 \quad G_0 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0$$

$$P_1 = p_7 \cdot p_6 \cdot p_5 \cdot p_4 \quad G_1 = g_7$$

$$P_2 = p_11 \cdot p_{10} \cdot p_9 \cdot p_8 \quad G_2 = g_{11}$$

$$P_3 = p_{15} \cdot p_{14} \cdot p_{13} \cdot p_{12} \quad G_3 = g_{15}$$

$$C_1 = G_0 + P_0 \cdot c_0$$


$$C_2 = G_1 + P_1 \cdot G_0 + P_1 P_0 c_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$$


$\hookrightarrow c_{15}$

e.g.




parallel.

Multiplication.



V1:



for i in range(64):

a := LSB of multiplier


if a: ~~add~~ product += multiplicand

multiplier <<= 1

multiplier >>= 1

$\oplus$: ALU Reduce
(Adder Tree)

V2 & 3: 不移动的 multiplicand. 不移动的 product



for i in range 64:

a := LSB of multiplier


if a:

prod += multiplicand

Product >>= 1.

164 * 164 -> 128: mul, mulh.

mul. mulh. mulhu. mulhsu.



Signed Multiplication

Booth Algorithm..

$$Z = 7 \times 10111100$$

$$= 7 \times (2^7 + 2^6 - 2^2)$$

$$= 7 \times 2^7 + 7 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$$

add
01
shift
11
sub
1
shift.
00.

10: sub

11: shift


01: add

$$0010 \times 1101 = 1111\ 1010.$$

Iteration	step.	Multiplicand	Product
0	initial	0010	0000 1101 0
	1. -M _{cand}	0010	1110 1101 0
1	2. SR.	0010	1110 1101 0
	1. +M _{cand}	0010	0001 0110 1
2	2. SR.	0010	0001 0110 1
	1. -M _{cand}	0010	1110 1011 0
3	2. SR	0010	1110 1011 0
4.	SR	0010	1111 1010 1

Division

Trivial:



$$\text{Divisor} = \overline{\text{divisor}} \ 0002-0.$$

for i in range(65):

$$R = D.$$

if $R < 0$:

$$R += D, \text{ SLL } Q, Q_0 = 0.$$


elif $R > 0$

$$\text{SLL } Q, Q_0 = 1.$$

$$D \gg 1.$$

Improved:

(Structure like Mul).



// TODO.

Signed Division

符号位提取, 执行无符号除, 最后决定: 同0异1.

余数符号:

同被除数. 绝对值不超过除数的绝对值.

Fast Division

SRT Division.

RISC-V.

div. divu. rem. remu.

5. Floating Point Numbers (IEEE-754)

1. xxxxxxxx . 2 yyy.

Sign. Exponent. Fraction. $(-1)^S \times F \times 2^E$

Hidden 1.

$(-1)^S \times (1 + F) \times 2^E$

Biased Notation. Bias = $2^{(\text{Num of Exp bits} - 1)} - 1$.

f32: 127. f64: 1023.

$$(-1)^S \times (1 + F) \times 2^{(E - \text{Bias})}$$

f32:

31 S 1 bit	30 Exp 8 bits	23 F 23 bits	0
------------------	---------------------	--------------------	---

f64:

63 S 1 bit	62 E 11 bits	52 F 52 bits	0
------------------	--------------------	--------------------	---

Exception.

Overflow, Underflow.

NaN. (Not a number).

NaN propagation. (NaN + 5).

Indeterminate. ~~$\frac{0}{0}$~~ ~~$\frac{\infty}{\infty}$~~ ~~$\frac{-\infty}{-\infty}$~~

Div. $\frac{0}{0}$ $\frac{\infty}{\infty}$ $\frac{\infty}{-\infty}$ $\frac{-\infty}{\infty}$ $\frac{-\infty}{-\infty}$

Mod. ~~$a \% 0$~~ $\infty \% a$

Mul. $0 \times \infty$

Add. $\infty + (-\infty)$ $\infty - \infty$

Exp. 0^0 ∞^0 1^∞ $\infty^{-\infty}$

Out of domain. $\sqrt{-1}$ $\log(-1)$

Inf: $\begin{matrix} +\infty & 0 & 11111111 & 000 & \rightarrow \\ -\infty & 1 & 11111111 & 000 & \rightarrow 0 \end{matrix}$

NaN: $\begin{matrix} ? & 11111111 & ??? & \rightarrow ? \end{matrix}$

Float Addition.

"TODO"

1. Alignment

2. Addition (significands)

3. Normalization

4. Rounding: (maybe needs norm).

Float Multiplication.

1. $E = E_1 + E_2 - \text{Bias}$.

2. Mul significands.

3. Norm (& Overflow Test).

4. Rounding. (maybe needs norm)

5. Set sign. ($s_1 \oplus s_2$).

Accurate Arithmetic.

Guard. Round. (Sticky).

$$1. m_1 m_2 \dots m_p \mid G R \underbrace{s_1 s_2 \dots s_n}_n \cdot DR.$$
$$S = \sum_{i=1}^n s_i$$

Round to nearest even

向上取整. 向下取整. 截断取整.

3 chap 4: The processor.

1. Single Cycle. ISA.
→ compiler. ↓ CPU!

Perf: Instruction Count, Clock Cycle Time, CPI.

Single cycle CPU. 1. datapath. 2. control unit.

Datapath.

memory-ref inst: ld, sd. — .

arith-logical inst: add, sub, and, or. — .

conditional branch inst: beq. — .

(I. unconditional, ...).

取指 (IF) PC fetch.

译码 (ID). 识别指令类型, (读取数据).

执行 (EX).

访存 (MEM). 写回 (WB).

memref:
ld: MEM + WB.

sd: MEM.

arith-logical: WB ALU.


conditional: ∅.

unconditional: WB (x1).


v1 线路有汇合. + MUX.

(时序电路上有汇合).


IF




ID.




MEM.



条件分支 (beq).



Composition.



Control Unit.

The ALU Control.

4 bit. funct3. funct7. ALUOp..
00: load & save.
01: condi branch
10: R

Main Control Unit

Reg Write. MemRead. MemWrite.

ALUSrc. PCSrc. MemtoReg (2).